A method to apply bit-parallel processing at all stages of robust and nonrobust test pattern generation for path delay faults is presented. Two different modes of bit-parallelprocessing are combined: faultparallel test pattern generation (FPTPG) and alternative parallel test pattern generation (APTPG). We discuss the problems that appear while exploiting bit-parallelity and we describe how to overcome them. Experimental results demonstrate a reduction of aborted faults and an acceleration up to a factor of nine.
Introduction
The increasing complexity of logic systems and the application of high performance semiconductor technologies have major consequences in view of test preparation. Tests targeted for stuck-at faults may be insufficient to guarantee an acceptable quality level, because some defects andor random process variations do not change the steady state behavior of a circuit but do affect the dynamic behavior of a system. Considering path delay testing, not only the number of gates increases with the circuit size, but the number of structural paths does, too.
The path delay fault model [l] has been introduced to detect slow chips. It assumes delay faults on entire paths in a circuit. A lot of research has been devoted to the topic of path delay fault testing. Best suited algorithms for fault simulation [l, 2, 3, 41 have been proposed. All state-ofthe-art tools use bit-parallelity for fault simulation. In the area of test pattern generation (TPG) efficient approaches [S, 6, 7, 8, 9 , 101 have been presented. Contrary to fault simulation none of these tools exploits bit-parallelity. In fact, there is one attempt [ 1 11 to use up to four bits of a word for test pattern generation for stuck-at faults. However, the proposed methods result in a speed-up of only 1.2.
In spite of the discouraging results of [l 11 , two interesting facts form a strong motivation to exploit the entire machine word length for automatic test pattern generation. First, there is enormous unused resource. Only a small fraction of a machine word representing a logic value is really active. Second, bit-parallelism has already been exploited successfully during fault simulation. The step from single pattern single fault propagation (SPSFP) to parallel pattern single fault propagation (PPSFP) [3, 12, 131 resulted in a speed improvement.
This paper shows that it is possible to use the whole machine word length for test pattern generation. For the very first time we perform successfully bit-parallel test generation at all stages of the algorithm. Two different modes of bit-parallel processing are possible: fault parallel test pattern generation (FPTPG) where L faults are treated simultaneously, and alternative parallel test pattern generation (APTPG) that allows the examination of L different pattern alternatives for a given fault. Starting with FPTPG and passing over to APTPG for still u n d e t d faults we exploit the machine word length for easy-and hard-to-detect faults.
After a short introduction to Path Delay Fault Testing in the following section the bit-parallel TPG approach is explained in Section 3. Some interesting details that appear while using bit-parallelity are discussed in Section 4. The experimental results given in Section 5 show advantages and improvements of the new approach. Section 6 concludes the paper.
The Path Delay Fault Model
Smith [l] has introduced a hardware model for delay testing. The combinational circuit under test is embedded between a block of input latches and a block of output latches. All latches are assumed to be glitchless. 
Bit Parallel Test Pattern Generation
With this section we will present our bit-parallel test pattem generation approach. Only for sake of explanation, we first restrict ourselves to nonrobust TPG. The extension to robust test generation is explained in the next section.
To generate nonrobust tests only the final logic values of the signals have to be considered. A three valued logic is convenient for this task 0 , 1 , and X. As we have three values, we need [log231 = 2 bits for encoding. To exploit the whole machine word length L, we store L logic values in two words. Each bit level represents one logic value. A best suited implication procedure guarantees an efficient handling of the words while performing bit-parallel implications. Table 1 shows the encoding we have chosen. The combination (1,l) is not used for encoding. Hence, it represents an illegal signal assignment, i.e., a conflict.
To illustrate the procedure we consider an example circuit that is shown in Figure 1 for FPTPG and in Figure 2 for APTPG, respectively. In the sequel we concentrate on bit-parallel TPG and consider path sensitization and backtrace in Section 4. We assume for our example a four-bitcomputer, i.e., L = 4.
Fault Parallel TPG
During FPTPG we consider L faults simultaneously. First, L paths are sensitized and the resulting implications are performed. Now, there may be unjustified logic values in the circuit. As long as there is at least one logic value that is not justified, a backtrace procedure is performed and bit-parallel implications are made from the primary inputs. Consider our example of 
and c -T -s -y in parallelon the bit levels 0 through 3. In our notation, bit level 0 is on the right hand side and bit level 3 is on the left hand side. Figure 1 shows the resulting logic values of the four bit levels after sensitizing the paths and performing the implications.
We can distinguish three cases. On bit level 2 and 3 all signal values are justified. Hence, the two corresponding paths are tested. On bit level 1 a conflict occurred at signal c (denoted by a "C"). As no optional value assignments have been made, the path is redundant. Because the sensitization of subpath b -q -s with a rising transitionat b is impossible all paths containing this subpath are proved to be redundant, too. Finally, on bit level 0 no conflict occurred, but the value 1 at signal s is not yet justified. The result of the backtrace procedure is to assign a 1 to input d, and after the resulting implications, signal s is justified and a test pattern for path b -p -2 is found. The advantage of FPTPG is that it is possible to treat multiple paths simultaneously and not sequentially.
Alternative Parallel TPG
In order to examine several alternatives of test patterns simultaneously, APTPG is performed. If the result of backtrace indicates that at various primary inputs 0 and 1 is required, L alternatives can be considered simultaneously. Assume that we want to test path a -p -2 with a falling transition at a. The final values are shown in Figure 2 . We sensitize the path at all L bit levels. Backtrace indicates to assign values to the primary inputs c and d. We examine all four possibilities in four bit-levels at one time. As there is at least one bit level without conflict the path is tested.
In general, we can consider all possible value assignments at log:, L primary inputs. As won as we exceed this FPTPG and APTPG complete one another excellently. In order to treat easy-to-test faults as efficient as possible, we start with FPTPG and identify a lot of testable and redundant paths; this leads to a speed-up of test pattern generation. If backtracking is necessary, we dynamically pass over to APTPG. We avoid the effort of resensitizing a target path by simply flattening the active bit of a logic value to multiple bit levels. With the help of APTPG we examine hard-to-detect faults. As we examine several alternatives a time, backtracking is less probable and greater areas of the search space can be examined, our combined method results in less aborted faults, faster test pattern generation, and faster redundancy identification.
Details of Bit Parallel TPG
While developing bit-parallel TPG the single tasks of the algorithm were adapted. Bit-parallelity offers the possibility of an improved formulation of the path sensitization. Backtracking had to be adapted to bit-parallelity. The consideration of robust tests needed further examination. If robust tests for path delay faults are generated, not only the final value has to be considered, but some signals are required to be stable at their value. We use the seven valued logic of [5] to perform the generation. Our encoding of the seven values is shown in Table 2 . In order to achieve efficient gate evaluations we use four bits for encoding. The general TPG-algorithm is the same as for nonrobust TPG. The difference is that the stable values have to be justified from the primary inputs. FPTPG and APTPG work in the same way as explained in Section 3. A detailed explanation of the mentioned procedures is given in [ 141. 
Experimental Results
The bit-parallel test generation approach was implemented in "C" and is integrated in our test preparation tool TIP; currently, TIP consists of 6OOO lines of code. We use global implications and perform parallel pattern fault simulation after every L generated test patterns (L is the machine word length); no further heuristics and speed-up-techniques are implemented. The approach is tested with the help of well-known benchmark circuits [15, 16, 171 . When sequential circuits are processed, only the combinational part is considered. Several experiments were performed to get an impression of the improvements of the new techniques.
The initial experiment we made shows the efficiency of the bit-parallel test pattern generator. We generated robust and non robust tests for the ISCAS85 benchmarks. These circuits are known to be hard to test due to their enormous number of paths and due to the difficulties in detecting their delay faults. We ran this experiment on a DECstation 3000/500 with a machine word length of L = 64. Table 3   Circuit  c432  c499  c880  c1355  c1908  c2670  c3540  c5315 ously published approaches for nonrobust test generation, no aborted paths are left. In the case of robust test generation some aborted paths have been left for the ISCAS85 benchmarks; however the fraction of aborted faults is always lower than These two observations also hold for all sequential benchmark circuits.
In the main part of our experiment we compared the bit-parallel generator to a version that is restricted to one bit level. Of course, we carefully omitted any unnecessary overhead. The comparison is shown in Table 5 and Table 6 paths (identical for single-bit and bit-parallel sensitization), t s i n g l e is the time required by the single-bit approach, and tparallel is the time used by the parallel method proposed in this paper. The given results impressively show the improvements of our bit-parallel approach. For all circuits a speed-up is achieved; the average acceleration is about five. Furthermore, convary to the parallel approach, some aborted faults occurred while handling the circuits with the single-bit approach. Hence, we achieve both a speed-up of test generation and a reduction of aborted faults.
With the next experiments, we compared ourselves to three efficient and well-known state-of-the-art tools. TSUNAMI-D [8] represents an efficient BDD-based approach. BDDs are known to be best suited for test genera- we use the suboptimal seven valued logic [5] instead of a ten valued logic [6] for generating robust tests. Furthermore no heuristics and speedup techniques are used. These resources are topics of our future work.
The comparison with NEST [9] is difficult to do. NEST targets on a fast and good estimation of the fault coverage, while we want to perform complete test generation. Results for the circuits presented in Table 8 can be found in [9] .
The interested reader may perform a comparison, always keeping in mind the different intentions of the two tools.
Conclusion
We have shown with this contribution that it is possible to perform bit-parallel test pattern generation at any stage of path delay fault test generation. The experimental results presented show that, analogously to bit-parallel fault simulation, a speedup of up to nine is obtained and a reduction of aborted faults is possible. Our future research activity concentrates on further speed-up techniques and the application of bit-parallel test generation to further fault models, first of all the stuck-at fault model. 
